In this paper, a RTL binding technique and low power technology mapping consider CPLD is proposed. Allocation processing selected module consider the module calculation after scheduling process for circuit by HDL. Select CPLD for constrain after allocation. A Boolean equation is partitioned for CLB by allocated modules. The proposed binding algorithm is description using optimum CLB within a CPLD consider low power. The proposed algorithm is examined by using 16 bit FIR filter. In the case that applicate the algorithm, the experiments results show reduction in the power consumption by 43% comparing with that of non application algorithm.攀제1저자 : 김재진교신저자 : 이관형접수일 : 2006.2.3, 심사완료일 : 2006.5.18*극동정보대학 컴퓨터정보과 교수, **청주대학교 전자정보공학부 전임강사攀攀
@article{ART001009252}, author={Jaejin Kim and Kwan Hyeong, Lee}, title={A RTL Binding Technique and Low Power Technology Mapping consider CPLD}, journal={Journal of The Korea Society of Computer and Information}, issn={1598-849X}, year={2006}, volume={11}, number={2}, pages={1-6}
TY - JOUR AU - Jaejin Kim AU - Kwan Hyeong, Lee TI - A RTL Binding Technique and Low Power Technology Mapping consider CPLD JO - Journal of The Korea Society of Computer and Information PY - 2006 VL - 11 IS - 2 PB - The Korean Society Of Computer And Information SP - 1 EP - 6 SN - 1598-849X AB - In this paper, a RTL binding technique and low power technology mapping consider CPLD is proposed. Allocation processing selected module consider the module calculation after scheduling process for circuit by HDL. Select CPLD for constrain after allocation. A Boolean equation is partitioned for CLB by allocated modules. The proposed binding algorithm is description using optimum CLB within a CPLD consider low power. The proposed algorithm is examined by using 16 bit FIR filter. In the case that applicate the algorithm, the experiments results show reduction in the power consumption by 43% comparing with that of non application algorithm.攀제1저자 : 김재진교신저자 : 이관형접수일 : 2006.2.3, 심사완료일 : 2006.5.18*극동정보대학 컴퓨터정보과 교수, **청주대학교 전자정보공학부 전임강사攀攀 KW - DO - UR - ER -
Jaejin Kim and Kwan Hyeong, Lee. (2006). A RTL Binding Technique and Low Power Technology Mapping consider CPLD. Journal of The Korea Society of Computer and Information, 11(2), 1-6.
Jaejin Kim and Kwan Hyeong, Lee. 2006, "A RTL Binding Technique and Low Power Technology Mapping consider CPLD", Journal of The Korea Society of Computer and Information, vol.11, no.2 pp.1-6.
Jaejin Kim, Kwan Hyeong, Lee "A RTL Binding Technique and Low Power Technology Mapping consider CPLD" Journal of The Korea Society of Computer and Information 11.2 pp.1-6 (2006) : 1.
Jaejin Kim, Kwan Hyeong, Lee. A RTL Binding Technique and Low Power Technology Mapping consider CPLD. 2006; 11(2), 1-6.
Jaejin Kim and Kwan Hyeong, Lee. "A RTL Binding Technique and Low Power Technology Mapping consider CPLD" Journal of The Korea Society of Computer and Information 11, no.2 (2006) : 1-6.
Jaejin Kim; Kwan Hyeong, Lee. A RTL Binding Technique and Low Power Technology Mapping consider CPLD. Journal of The Korea Society of Computer and Information, 11(2), 1-6.
Jaejin Kim; Kwan Hyeong, Lee. A RTL Binding Technique and Low Power Technology Mapping consider CPLD. Journal of The Korea Society of Computer and Information. 2006; 11(2) 1-6.
Jaejin Kim, Kwan Hyeong, Lee. A RTL Binding Technique and Low Power Technology Mapping consider CPLD. 2006; 11(2), 1-6.
Jaejin Kim and Kwan Hyeong, Lee. "A RTL Binding Technique and Low Power Technology Mapping consider CPLD" Journal of The Korea Society of Computer and Information 11, no.2 (2006) : 1-6.