Performance Analysis of a Multiprocessor System Using Simulator Based on Parsec

KJC Korea
Journal Central

Korean | English

pISSN : 1598-849X / eISSN : 2383-9945

http://journal.kci.go.kr/jksci

Home > Explore Content > All Issues > Article View

5 of 36

Performance Analysis of a Multiprocessor System Using Simulator Based on Parsec

¹인하공업전문대학
²두원공과대학
³한국전자통신연구원

ABSTRACT
열림/닫힘 버튼

In this paper, we implement a new simulator for performance analysis of a parallel digital signal processing distributed shared memory multiprocessor systems, using Parsec. The key idea of this simulator is suitable in simulation of system that uses DMA function of TMS320C6701 DSP chip and local memory which have fast access time. Also, because correction of performance parameter and reconfiguration for hardware components are easy, we can analyze performance of system in various execution environments. In the simulation, FFT, 2D FFT, Matrix Multiplication, and Fir Filter, which are widely used DSP algorithms, have been employed. Using our simulator, the result has been recorded according to different the number of processor, data sizes, and a change of hardware element. The performance of our simulator has been verified by comparing those recorded results.
KEYWORDS
열림/닫힘 버튼

Parsec, PCI 버스, TMS320C6701 DSP, D FFT(fast fourier Transform), FIR(finite impulse response)

254 Viewed

23 Downloaded