Home > Explore Content > All Issues > Article View
The Compressed Instruction Set Architecture for the OpenRISC Processor
Journal of The Korea Society of Computer and Information
Abbr :
JKSCI
2012, 17(10), pp.11-23
Publisher : The Korean Society Of Computer And Information
Research Area : Computer Science
2012, 17(10), pp.11-23
Publisher : The Korean Society Of Computer And Information
Research Area : Computer Science
-
To achieve efficient code size reduction, this paper proposes a new compressed instruction set architecture for the OpenRISC architecture. The new instructions and their corresponding formats are designed by the profiling information of the existing instruction usage. New 16-bit instructions and 32-bit instructions are proposed to compressed the existing 32-bit instructions and instruction sequences, respectively. The proposed instructions can be classified into three types. The first is the new 16-bit instructions for the frequent normal 32-bit instructions such as add, load, store,branch, and jump instructions. The second type is the new 32-bit instructions for the consecutive two load instructions, two store instructions, and 32-bit data mov instructions. Finally, two new 32-bit instructions are proposed to compress function prolog and epilog code, respectively. OpenRISC hardware decoder is extended to support the new instructions. Experiments show that the efficiency of code size reduction improves by an average of 30.4% when compared to the OR1200 instruction set architecture without loss of execution performance.
85 Viewed
Print this page
Download PDF