Korean | English

pISSN : 1598-849X / eISSN : 2383-9945

2020 KCI Impact Factor : 0.4
Home > Explore Content > All Issues > Article View
1 of 19

Variable latency L1 data cache architecture design in multi-core processor under process variation

Journal of The Korea Society of Computer and Information
Abbr : JKSCI
2015, 20(9), pp.1-10
Publisher : The Korean Society Of Computer And Information
Research Area : Computer Science

공준호 1

1경북대학교

등재

Statistics

icon144 Viewed

Tools

iconPrint this page

iconDownload PDF

Search PDF

Close X