Design of Low-Complexity Decoder for Triple Error Correcting BCH Codes

Cho Yong Suk; Shin，Yong-Dal

doi:10.34163/jkits.2018.13.3.008

The Bose-Chaudhuri-Hocquenghem (BCH) codes are a class of powerful multiple-error-correcting cyclic codes. Due to its powerful error-correction performance and reasonable hardware costs, the binary BCH codes have been widely used in data communications and storage systems for error control. In this paper, a design method of low-complexity decoder for triple error correcting binary BCH codes is presented, which is modified Peterson's direct solution method. In this method, all division operations over finite field GF(2^m)are eliminated from the computations of the error locator polynomial. BCH codes are defined over finite field GF(2^m) and all arithmetic operations are performed over this fields. Inversion in a finite field is time consuming and requires relatively complex circuitry. In conventional decoding algorithm of BCH codes are required finite field inversion. In this paper, inversionless decoder for triple error correcting BCH codes is proposed. The decoder comprises a syndrome computation circuit, a error locator polynomial computation circuit and a error location searching circuit, which can be implemented by linear feedback shift registers and logical gates. The attractive feature of this decoder is its remarkable simplicity from the point of view of hardware implementation. Futhermore, the proposed decoder has very simple control circuit and short decoding delay. Therefore this decoder can be implemented by simple hardware and also save buffer memory which stores received sequence.

Citation status

KCI Citation Counts (0)
REFERENCES (15)
열림/닫힘 버튼
* 2021년 이후 발행 논문의 참고문헌은 현재 구축 중입니다.

[journal] Y. Lee / 2014 / Highthroughput and low-complexity BCH decoding architecture for solid-state drives / IEEE Transactions on Very Large Scale Integration Systems 22(5) : 1183~1187

[journal] C. H. Yang / 2014 / A 5.4㎼ soft-decision BCH decoder for wireless body area networks / IEEE Trans-actions on Circuits and Systems, Regular Papers 61(9) : 2721~2729

[journal] X. Zhang / 2012 / A low-complexity three-error-correcting BCH decoder for optical transport network / IEEE Transactions on Circuits and Systems II, Express Briefs 59(10) : 663~667

[journal] Y. M. Lin / 2010 / A 26.9K 314.5 Mb/s soft (32400, 32208) BCH decoder chip for DVB-S2system / IEEE Journal of Solid-State Circuits 45(11) : 2330~2340

[book] M. Y. Rhee / 1989 / Error-correcting coding theory / McGraw-Hill

[book] W. W. Peterson / 1972 / Errorcorrecting cods / MIT Press

[journal] W. W. Peterson / 1960 / Encoding and Error correction procedure for Bose-Chaudhuri codes / IRE Transaction on Information Theory IT-6 : 459~470

[book] E. R. Berlekamp / 1968 / Algebraic coding theory / McGraw-Hill

[journal] J. L. Massey / 1969 / Shift register synthesis and BCH decoding / IEEE Transactions on Information Theory IT-15 : 125~127

[journal] Y. Sugiyama / 1975 / A method for solving key equation for goppa codes / Information and Control 27 : 87~99

[book] S. B. Wicker / 1995 / Error control systems for digital communication and storage / Prentice Hall

[book] R. Lidl / 1994 / Introduction to finite fields and their applications / Cambridge University Press

[journal] T. Itoh / 1988 / A fast algorithm for computing multiplicative inverses in using normal bases / Information and Computation 78(39) : 21~40

[book] S. Lin / 2004 / Error control coding: Fundamentals and applications / Prentice-Hall

[journal] R. T. Chien / 1964 / Cyclic decoding procedure for the bose chaudhuri hocquenghem codes / IEEE Transactions on Information Theory IT-10 : 357~363

KJC Korea
Journal Central

Statistics

Tools

Sharing

Issue List

Citation status