Performance Evaluation and Verification of MMX-type Instructions on an Embedded Parallel Processor (임베디드 병렬 프로세서 상에서 MMX타입 명령어의 성능평가 및 검증)

정용범; 김용민; 김철홍; 김종면

Performance Evaluation and Verification of MMX-type Instructions on an Embedded Parallel Processor

Journal of The Korea Society of Computer and Information
Abbr : JKSCI
2011, 16(10), pp.11-22
Publisher : The Korean Society Of Computer And Information
Research Area : Engineering > Computer Science

정용범 ¹, 김용민 ¹, 김철홍 ², 김종면 ¹

¹울산대학교
²전남대학교

Accredited

ABSTRACT

This paper introduces an SIMD(Single Instruction Multiple Data) based parallel processor that efficiently processes massive data inherent in multimedia. In addition, this paper implements MMX(MultiMedia eXtension)-type instructions on the data parallel processor and evaluates and analyzes the performance of the MMX-type instructions. The reference data parallel processor consists of 16 processors each of which has a 32-bit datapath. Experimental results for a JPEG compression application with a 1280x1024 pixel image indicate that MMX-type instructions achieves a 50% performance improvement over the baseline instructions on the same data parallel architecture. In addition, MMX-type instructions achieves 100% and 51% improvements over the baseline instructions in energy efficiency and area efficiency, respectively. These results demonstrate that multimedia specific instructions including MMX-type have potentials for widely used many-core GPU(Graphics Processing Unit) and any types of parallel processors.

KEYWORDS

Multimedia-specific instructions, SIMD based parallel processor, JPEG compression algorithm, many-core GPU

Citation status

* References for papers published after 2023 are currently being built.

[journal] M. K. Chung / 2009 / Technology and trend of parallel processor / Electronics and Telecommunications Research Institute Trend Analysis 24(6)

[journal] A.D. Blas / 2005 / The UCSC Kestrel Parallel Process or / IEEE Trans. on Parallel and Distributed Systems 16(1) : 80~92

[journal] A. gentile / 2004 / Portable Video Supercomp uting / IEEE Trans. on Computers 53(8) : 960~973

[journal] Luong Van Huynh / 2009 / A Massively Parallel Algorithm for Fuzzy Vector Quantization / 정보처리학회논문지. 컴퓨터 및 통신시스템 / 한국정보처리학회 16(6) : 411~418

[journal] A. Peleg / 1996 / MMX Technology Extension to the Intel Architecture / IEEE Micro 16(4) : 42~50

[confproc] H. Nguyen / 1999 / Exploiting SIMD Paralle lism in DSP and Multimedia Algorithms using the AltiVec Technology / in Proc. Intl. Conf. on Supercomputer : 11~20

[journal] R. B. Lee / 1996 / Subword Parallelism with MAX-2 / IEEE Micro 16(4) : 51~59

[journal] S. Oberman / 1999 / AMD 3DNow! technology: architecture and implementations / IEE E Micro 19(2) : 37~48

[journal] M. Tremblay / 1996 / VIS Speeds New Media Processing / IEEE Micro 16(4) : 10~20

[confproc] J. Tyler / 1999 / AltiVec: bri ng vector technology to the PowerPC processor family / in IEEE International Performance, Com puting, and Communications Conference : 437~

[journal] S. K. Raman / 2000 / Imple menting streaming SIMD extensions on the pentium III processor / IEEE Micro 20(4) : 28~39

[web] / 1997 / MIPS extension for digital media with 3D / MIPS technologies, Inc / http://www.mips.com

[confproc] P. Ranganathan / 1999 / Perfor mance of image and video processing with genera l-purpose processors and media ISA extensions / in Proc. of the 26th Intl. Sym. on Computer Architec ture : 124~135

[confproc] R. Bhargava / 1998 / Evaluating MMX technology using DSP and multimedia applications / in Proc. of IEEE/AC M Sym. on Microarchitecture : 37~46

[journal] N. Slingerland / 2002 / Measuring the performance of multimedia instruction sets / IEEE Trans. on Computers 51(11) : 1317~1332

[journal] A. Krikelis / 2001 / A programmable processor with 4096 processing units for media applications / in Proc. of the IEEE Intl. Conf. on Acoustics, Speech, and Signal Processing 2 : 937~940

[journal] L. W. Tucker / 1988 / Architecture and applications of the connection machine / IEEE Computer 21(8) : 26~38

[other] / 1989 / Connection machine model CM-2 technical summ ary / Thinking Machines Corp

[other] / 1993 / MarPar (MP-2) System Data Sheet. MarPar Corp oration

[journal] M. J. Irwin / 1991 / A Two-Dimensional, Distributed Logic Processor / IEEE Trans. on Computers 40(10) : 1094~1101

[book] M. Bolotski / 1994 / ABACUS: A High Performance Architecture for Vision / in Proceedings of the International Conference on Pattern Recogn

[journal] S. M. Chai / 2000 / Heterogeneous architecture models for interconnect-motivated system design / IEEE Trans. VLSI Systems, special issue on system level interconnect prediction 8(6) : 660~670

[confproc] J. C. Eble / 1996 / A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001 / In Proc. of the Ninth Ann. IEEE Intl. ASIC Conf : 193~196

[journal] Wallace, G.K / 1992 / The JPEG still picture compression standard / IEEE Transactions on Consumer Electronics 38(1) : 18~33

[journal] W. H. Chen / 2002 / A fast comput ational algorithm for the discrete cosine transform / IEEE Trans. Commun 25(9) : 1004~1009

[journal] Long-Wen Chang / 1999 / Designing JPEG quantization tables based on human visual system / ICIP 2 : 376~380

[confproc] V. Tiwari / 1994 / Compilation Techniques for Low Energy: An Overview / in Proc. of the IEEE Intl. Symp. on Low Power Electron : 38~39

This paper was written with support from the National Research Foundation of Korea.

KJCKorea
Journal Central

Journal of The Korea Society of Computer and Information 2023 KCI Impact Factor : 0.65