Recency and Frequency based Page Management on Hybrid Main Memory (최신성과 빈도 기반의 다중 메모리 관리 기법)

Sungho Kim (김성호); Jong Wook Kwak (곽종욱)

doi:10.9708/jksci.2018.23.03.001

Recency and Frequency based Page Management on Hybrid Main Memory

Journal of The Korea Society of Computer and Information
Abbr : JKSCI
2018, 23(3), pp.1-8
DOI : 10.9708/jksci.2018.23.03.001
Publisher : The Korean Society Of Computer And Information
Research Area : Engineering > Computer Science
Received : November 30, 2017
Accepted : January 10, 2018
Published : March 30, 2018

Sungho Kim ¹, Jong Wook Kwak ¹

¹영남대학교

Accredited

ABSTRACT

In this paper, we propose a new page replacement policy using recency and frequency on hybrid main memory. The proposal has two features. First, when a page fault occurs in the main memory, the proposal allocates it to DRAM, regardless of operation types such as read or write. The page allocated by the page fault is likely to be high probability of re-reference in the near future. Our allocation can reduce the frequency of write operations in PCM. Second, if the write operations are frequently performed on pages of PCM, the pages are migrated from PCM to DRAM. Otherwise, the pages are maintained in PCM, to reduce the number of unnecessary page migrations from PCM. In our experiments, the proposal reduced the number of page migrations from PCM about 32.12% on average and reduced the number of write operations in PCM about 44.64% on average, compared to CLOCK-DWF. Moreover, the proposal reduced the energy consumption about 15.61%, and 3.04%, compared to other page replacement policies.

KEYWORDS

Non-Volatile Memory, Page Replacement Policy, CLOCK, Hybrid Main Memory, Recency, Frequency

Citation status

* References for papers published after 2023 are currently being built.

[confproc] Dhiman. G / 2009 / PDRAM: a hybrid PRAM and DRAM main memory system / DAC'09, 46th ACM/IEEE, Design Automation Conference : 664~669

[other] International Roadmap Committee / 2008 / International technology roadmap for semiconductors

[journal] Ping Zhou / 2009 / A durable and energy efficient main memory using phase change memory technology / ACM SIGARCH Computer Architecture News / Association for Computing Machinery (ACM) 37(3) : 14~

[journal] Moinuddin K. Qureshi / 2009 / Scalable high performance main memory system using phase-change memory technology / ACM SIGARCH Computer Architecture News / Association for Computing Machinery (ACM) 37(3) : 24~

[confproc] Qureshi. M. K / 2009 / Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling / Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture : 14~23

[confproc] Ferreira. A. P / 2010 / Increasing PCM main memory lifetime / Proceedings of the conference on design, automation and test in Europe. European Design and Automation Association : 914~919

[journal] Linbo Long / 2016 / A compiler assisted wear leveling for morphable PCM in embedded systems / Journal of Systems Architecture / Elsevier BV 71 : 32~43

[journal] Hoda Aghaei Khouzani / 2017 / Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory / IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems / Institute of Electrical and Electronics Engineers (IEEE) 36(9) : 1458~1470

[confproc] Shirinzadeh, Saeideh / 2017 / Endurance management for resistive Logic-In-Memory computing architectures / 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE) : 1092~1097

[journal] Hongliang Yu / 2014 / Increasing Endurance and Security of Phase-Change Memory with Multi-Way Wear-Leveling / IEEE Transactions on Computers / Institute of Electrical and Electronics Engineers (IEEE) 63(5) : 1157~1168

[journal] Fei Xia / 2015 / A Survey of Phase Change Memory Systems / Journal of Computer Science and Technology / Springer Nature 30(1) : 121~144

[journal] Mittal. S. A / 2015 / survey of power management techniques for phase change memory / Memory 41(1) : 1223~

[journal] Jiang. S / 2002 / LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance / ACM SIGMETRICS Performance Evaluation Review 30(11) : 31~42

[journal] Megiddo. N / 2003 / ARC: A Self-Tuning, Low Overhead Replacement Cache / FAST 3 : 115~130

[journal] Bansal. S / 2004 / CAR: Clock with Adaptive Replacement / FAST 4 : 187~200

[confproc] Jiang. S / 2005 / CLOCK-Pro: An Effective Improvement of the CLOCK Replacement / USENIX Annual Technical Conference : 323~336

[journal] Soyoon Lee / 2014 / CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures / IEEE Transactions on Computers / Institute of Electrical and Electronics Engineers (IEEE) 63(9) : 2187~2200

[journal] S. Raoux / 2008 / Phase-change random access memory: A scalable technology / IBM Journal of Research and Development / IBM 52(4.5) : 465~479

[journal] Lee. B. C / 2009 / Architecting phase change memory as a scalable dram alternative / ACM SIGARCH Computer Architecture News 37(3) : 2~13

[confproc] Yang. B. D / 2007 / A low power phase-change random access memory using a data-comparison write scheme / 2007 IEEE International Symposium on Circuits and Systems : 3014~3017

[confproc] Cho. S / 2009 / Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance / 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) : 347~357

[confproc] Zhao. M / 2014 / Leveling to the last mile: Near-zero-cost bit level wear leveling for PCM-based main memory / 2014 IEEE 32nd International Conference on Computer Design (ICCD) : 16~21

[book] Corbato. F. J / 1968 / A paging experiment with the multics system (No. MAC-M-384) / MASSACHUSETTS INST OF TECH CAMBRIDGE PROJECT MAC

[journal] Binkert. N / 2011 / The gem5 simulator / ACM SIGARCH Computer Architecture News 39(22) : 1~7

[journal] Binkert. N. L / 2006 / The M5 simulator: Modeling networked systems / IEEE Micro 26(4) : 52~60

[journal] Milo M. K. Martin / 2005 / Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset / ACM SIGARCH Computer Architecture News / Association for Computing Machinery (ACM) 33(4) : 92~

[journal] Henning. J. L / 2006 / SPEC CPU2006 benchmark descriptions / ACM SIGARCH Computer Architecture News 34(4) : 1~17

[journal] Aashish Phansalkar / 2007 / Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite / ACM SIGARCH Computer Architecture News / Association for Computing Machinery (ACM) 35(2) : 412~

This paper was written with support from the National Research Foundation of Korea.

KJCKorea
Journal Central

Journal of The Korea Society of Computer and Information 2023 KCI Impact Factor : 0.65

Recency and Frequency based Page Management on Hybrid Main Memory

ABSTRACT

KEYWORDS

Citation status

* References for papers published after 2023 are currently being built.

Journal of The Korea Society of Computer and Information 2023 KCI Impact Factor : 0.65

Recency and Frequency based Page Management on Hybrid Main Memory

ABSTRACT

KEYWORDS

Statistics

Tools

Issue List

Citation status

KCI Citation Counts (0)

REFERENCES (29) * References for papers published after 2023 are currently being built.

Search PDF

Citation

* References for papers published after 2023 are currently being built.