본문 바로가기
  • Home

CPWL : Clock and Page Weight based Disk Buffer Management Policy for Flash Memory Systems

  • Journal of The Korea Society of Computer and Information
  • Abbr : JKSCI
  • 2020, 25(2), pp.21-29
  • DOI : 10.9708/jksci.2020.25.02.021
  • Publisher : The Korean Society Of Computer And Information
  • Research Area : Engineering > Computer Science
  • Received : December 24, 2019
  • Accepted : January 17, 2020
  • Published : February 28, 2020

Byung Kook Kang 1 Jong Wook Kwak 1

1영남대학교

Accredited

ABSTRACT

The use of NAND flash memory is continuously increased with the demand of mobile data in the IT industry environment. However, the erase operations in flash memory require longer latency and higher power consumption, resulting in the limited lifetime for each cell. Therefore, frequent write/erase operations reduce the performance and the lifetime of the flash memory. In order to solve this problem, management techniques for improving the performance of flash based storage by reducing write and erase operations of flash memory with using disk buffers have been studied. In this paper, we propose a CPWL to minimized the number of write operations. It is a disk buffer management that separates read and write pages according to the characteristics of the buffer memory access patterns. This technique increases the lifespan of the flash memory and decreases an energy consumption by reducing the number of writes by arranging pages according to the characteristics of buffer memory access mode of requested pages.

Citation status

* References for papers published after 2023 are currently being built.

This paper was written with support from the National Research Foundation of Korea.