Study on the Performance Evaluation and Analysis of Mobile Cache Memory

Sangmin Lee (이상민); Jong Wan Kim (김종완); Kim Ji Young (김지영); Oh Duk Shin (오덕신)

doi:10.9708/jksci.2020.25.06.099

Study on the Performance Evaluation and Analysis of Mobile Cache Memory

Journal of The Korea Society of Computer and Information
Abbr : JKSCI
2020, 25(6), pp.99-107
DOI : 10.9708/jksci.2020.25.06.099
Publisher : The Korean Society Of Computer And Information
Research Area : Engineering > Computer Science
Received : March 31, 2020
Accepted : May 4, 2020
Published : June 30, 2020

Sangmin Lee ¹, Jong Wan Kim ¹, Kim Ji Young ¹, Oh Duk Shin ¹

¹삼육대학교

Accredited

ABSTRACT

In this paper, we analyze the characteristics of mobile cache, which is used to improve the data access speed when executing applications on mobile devices, and verify the importance of mobile cache through a cache data access experiment. The mobile device market has grown at a fast pace over the past decade; however, battery limitations and size, price considerations restrict the usage of fast hardware. Thus, their performance are supplemented by using a memory buffer structure such as the cache memory. The analysis mainly focuses on cache size, hierarchical structure of cache, cache replacement policy, and the effect these features has on mobile performance. For the experimental data, we applied a data set from a microprocessor system study, originally used to test the cache performance. In the experimental results, the average data access speed on a mobile device showed a performance improvement of up to 10 times with the presence of cache memory than without. Accordingly, the cache memory was helpful for the performance improvement of a mobile device when the specifications were identical.

KEYWORDS

Cache memory, Mobile cache memory, Cache replacement, First In First Out, Least Recently Used

Citation status

* References for papers published after 2023 are currently being built.

[confproc] A. Gutierrez / 2011 / Full-system analysis and character ization of interactive smartphone applications / IEEE International Symposium on Workload Characterization, In Proceedings of the 2011 IEEE International Symposium on Workload Characterizat ion (11) : 81~90

[journal] Tae-Young Oh / 2015 / A 3.2 Gbps/pin 8 Gbit 1.0 V LPDDR4 SDRAM With Integrated ECC Engine for Sub-1 V DRAM Core Operation / IEEE Journal of Solid-State Circuits / Institute of Electrical and Electronics Engineers (IEEE) 50(1) : 178~190

[confproc] H. Kim / 2012 / What is a good buffer cache replacement scheme for mobile flash storage? / Association for Computing Machinery, In Proceedings of the 12th ACM SIGMETRICS/PERFORMANCE joint international conference on Measurement and Modeling of Computer Systems (12) : 235~246

[journal] Alan Jay Smith / 1982 / Cache Memories / ACM Computing Surveys / Association for Computing Machinery (ACM) 14(3) : 473~530

[confproc] S. Jiang / 2002 / LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache perfor mance / Association for Computing Machinery, In Proceedings of the 2002 ACM SIGMETRICS international conference on Meas urement and modeling of computer systems (2) : 31~42

[confproc] J. L. Baer / 1998 / On the inclusion properties for multi-level cache hierarchies / 25 years of the international symposia on Computer architecture / Association for Computing Machinery (98) : 345~352

[confproc] M. D. Lam / 1991 / The cache perfor mance and optimizations of blocked algorithms / Proceedings of the fourth international conference on Architectural support for programming languages and operating systems / Association for Computing Machinery (5) : 63~74

[confproc] A. Asaduzzaman / 2004 / Cache optimization for mobile devices running multimedia applications / IEEE Sixth International Symposium on Multimedia Software Engineering, In Proceedings of the IEEE Sixth International Symposium on Multimedia Software Engineering (4) : 499~506

[journal] J. E. Smith / 1985 / Instruction Cache Replacement Policies and Organizations / IEEE Transactions on Computers / Institute of Electrical and Electronics Engineers (IEEE) C-34(3) : 234~241

[confproc] S. Park / 2006 / CFLRU : a replacement algorithm for flash memory / Association for Computing Machinery, In Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedde d systems (8) : 234~241

[confproc] H. Al-Zoubi / 2004 / Performance evaluation of cache replacement policies for the SPEC CPU2000benchmark suite / Proceedings of the 42nd annual Southeast regional conference / Association for Computing Machinery (42) : 267~272

[confproc] T. Johnson / 1994 / 2Q : A Low Overhead High Performance Buffer Management Replacement Algorithm / Proceedings of the 20th International Conference on Very Large Data Bases / Morgan Kaufmann Publishers Inc 94(94) : 439~450

[journal] S. Przybylski / 1989 / Characteristics of performance-optimal multi-level cache hierarchies / Proceedings of the 16th Annual International Symposium on Computer Architecture / Associatio n for Computing Machinery (89) : 114~121

[confproc] P. Panda / 2016 / A survey on replacement strategies in cache memory for embedded systems / 2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics : 12~17

[journal] 문현주 / 2007 / An Energy Efficient and High Performance Data Cache Structure Utilizing Tag History of Cache Addresses / 정보처리학회논문지. 컴퓨터 및 통신시스템 / 한국정보처리학회 14(1) : 55~62

[web] Wikipedia / Apple A12X Processor / https://en.wikipedia.org

[web] / Passmark / https://www.passmark.com

[web] Wicker / L2-Cache-Simulator / https://github.com/wicker/L2-Cache-Simulator

[web] / WikiChip / https://en.wikichip.org/wiki/samsung/exynos/9825

[web] / Wikipedia / https://en.wikipedia.org/wiki/MESI_protocol

[confproc] Y. Kim / 2017 / Impact of processor cache memory on storage performance / Proceedings of the International SoC Design Conference 2017 / Institute of Electrical and Electronics Engineers Inc : 304~305

[confproc] J. Ahmed / 2017 / Multiprocessors and Cache Memory / SpringerBriefs in Applied Sciences and Technology, Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System

[journal] H. Mehboob / 2017 / ENHANCE THE PERFORMAN CE OF ASSOCIATIVE MEMORY BY USING NEW METHOD S / VFAST Transactions on Software Engineering 12(3) : 49~56

This paper was written with support from the National Research Foundation of Korea.

KJCKorea
Journal Central

Journal of The Korea Society of Computer and Information 2023 KCI Impact Factor : 0.65

Study on the Performance Evaluation and Analysis of Mobile Cache Memory

ABSTRACT

KEYWORDS

Citation status

* References for papers published after 2023 are currently being built.

Journal of The Korea Society of Computer and Information 2023 KCI Impact Factor : 0.65

Study on the Performance Evaluation and Analysis of Mobile Cache Memory

ABSTRACT

KEYWORDS

Statistics

Tools

Issue List

Citation status

KCI Citation Counts (0)

REFERENCES (23) * References for papers published after 2023 are currently being built.

Search PDF

Citation

* References for papers published after 2023 are currently being built.