본문 바로가기
  • Home

The Design and Implementation of Network Intrusion Detection System Hardware on FPGA

  • Journal of The Korea Society of Computer and Information
  • Abbr : JKSCI
  • 2012, 17(4), pp.11-18
  • Publisher : The Korean Society Of Computer And Information
  • Research Area : Engineering > Computer Science

김택훈 1 SangKyun Yun 1

1연세대학교

Accredited

ABSTRACT

Deep packet inspection which perform pattern matching to search for malicious patterns in the packet is most computationally intensive task. Hardware-based pattern matching is required for real-time packet inspection in high-speed network. In this paper, we have designed and implemented network intrusion detection hardware as a Microblaze-based SoC using Virtex-6 FPGA, which capture the network input packet, perform hardware-based pattern matching for patterns in the Snort rule, and provide the matching result to the software. We verify the operation of the implemented system using traffic generator and real network traffic. The implemented hardware can be used in network intrusion detection system operated in wire-speed.

Citation status

* References for papers published after 2023 are currently being built.

This paper was written with support from the National Research Foundation of Korea.