본문 바로가기
  • Home

STP-FTL: An Efficient Caching Structure for Demand-based Flash Translation Layer

  • Journal of The Korea Society of Computer and Information
  • Abbr : JKSCI
  • 2017, 22(7), pp.1-7
  • DOI : 10.9708/jksci.2017.22.07.001
  • Publisher : The Korean Society Of Computer And Information
  • Research Area : Engineering > Computer Science
  • Received : May 17, 2017
  • Accepted : July 18, 2017
  • Published : July 31, 2017

Hwan-Pil Choi 1 Yong-Seok Kim 1

1강원대학교

Accredited

ABSTRACT

As the capacity of NAND flash module increases, the amount of RAM increases for caching and maintaining the FTL mapping information. In order to reduce the amount of mapping information managed in the RAM, a demand-based address mapping method stores the entire mapping information in the flash and some valid mapping information in the form of cache in the RAM so that the RAM can be used efficiently. However, when cache miss occurs, it is necessary to read the mapping information recorded in the flash, so overhead occurs to translate the address. If the RAM space is not enough, the cache hit ratio decreases, resulting in greater overhead. In this paper, we propose a method using two tables called TPMT(Translation Page Mapping Table) and SMT(Segmented Translation Page Mapping Table) to utilize both temporal locality and spatial locality more efficiently. A performance evaluation shows that this method can improve the cache hit ratio by up to 30% and reduces the extra translation operations by up to 72%, compared to the TPM scheme.

Citation status

* References for papers published after 2022 are currently being built.