본문 바로가기
  • Home

Designing a low-power L1 cache system using aggressive data of frequent reference patterns

  • Journal of The Korea Society of Computer and Information
  • Abbr : JKSCI
  • 2022, 27(7), pp.9-16
  • DOI : 10.9708/jksci.2022.27.07.009
  • Publisher : The Korean Society Of Computer And Information
  • Research Area : Engineering > Computer Science
  • Received : April 26, 2022
  • Accepted : July 13, 2022
  • Published : July 29, 2022

JUNG BOSUNG 1 Lee Jung Hoon 1

1경상국립대학교

Accredited

ABSTRACT

Today, with the advent of the 4th industrial revolution, IoT (Internet of Things) systems are advancing rapidly. For this reason, a various application with high-performance and large-capacity are emerging. Therefore, there is a need for low-power and high-performance memory for computing systems with these applications. In this paper, we propose an effective structure for the L1 cache memory, which consumes the most energy in the computing system. The proposed cache system is largely composed of two parts, the L1 main cache and the buffer cache. The main cache is 2 banks, and each bank consists of a 2-way set association. When the L1 cache hits, the data is copied into buffer cache according to the proposed algorithm. According to simulation, the proposed L1 cache system improved the performance of energy delay products by about 65% compared to the existing 4-way set associative cache memory.

Citation status

* References for papers published after 2022 are currently being built.