본문 바로가기
  • Home

Design of an Efficient VLSI Architecture and Verification using FPGA-implementation for HMM(Hidden Markov Model)-based Robust and Real-time Lip Reading

  • Journal of The Korea Society of Computer and Information
  • Abbr : JKSCI
  • 2006, 11(2), pp.159-168
  • Publisher : The Korean Society Of Computer And Information
  • Research Area : Engineering > Computer Science

이지근 1 MyungHoonKim 2 Sang Seol. Lee 1 Jung, Sung-Tae 1

1원광대학교
2광주보건대학교

Candidate

ABSTRACT

Lipreading has been suggested as one of the methods to improve the performance of speech recognition in noisy environment. However, existing methods are developed and implemented only in software. This paper suggests a hardware design for real-time lipreading. For real-time processing and feasible implementation, we decompose the lipreading system into three parts; image acquisition module, feature vector extraction module, and recognition module. Image acquisition module capture input image by using CMOS image sensor. The feature vector extraction module extracts feature vector from the input image by using parallel block matching algorithm. The parallel block matching algorithm is coded and simulated for FPGA circuit. Recognition module uses HMM based recognition algorithm. The recognition algorithm is coded and simulated by using DSP chip. The simulation results show that a real-time lipreading system can be implemented in hardware.

Citation status

* References for papers published after 2023 are currently being built.