본문 바로가기
  • Home

A Design of Enhanced Block Mapping Method Based on Batch Processing

  • Journal of Internet of Things and Convergence
  • Abbr : JKIOTS
  • 2025, 11(4), pp.71~76
  • Publisher : The Korea Internet of Things Society
  • Research Area : Engineering > Computer Science > Internet Information Processing
  • Received : July 11, 2025
  • Accepted : August 15, 2025
  • Published : August 31, 2025

Hyun-Seob Lee 1

1백석대학교

Accredited

ABSTRACT

In recent years, flash memory-based storage devices have been widely used in a variety of applications. However, the physical characteristics of flash memory make it impossible to update in-place; when modifying data, the block must first be erased before new data can be written. This makes it essential to have FTL (flash translation layer) that manages the mapping between logical and physical addresses. Currently, the most common FTL method is the page mapping technique. While page mapping provides high performance, the memory overhead of maintaining mapping information in large storage devices is becoming a serious issue. An alternative is block mapping, which can reduce memory overhead by maintaining relatively small mapping information. However, despite its advantage of low memory usage, block mapping suffers from performance degradation due to frequent write/erase operations. In this work, we propose an improved block mapping technique that batches pages together in a buffer. The proposed method improves the problem of excessive write/erase operations in traditional block mapping by utilizing the locality of the access pattern to collect related pages into a small block buffer and process them in blocks. At the same time, it also solves the memory overhead problem by significantly reducing the mapping table size. Finally, we verify through experiments that the proposed method can effectively reduce the performance gap with page mapping techniques.

Citation status

* References for papers published after 2024 are currently being built.