본문 바로가기
  • Home

Branch Prediction Latency Hiding Scheme using Branch Pre-Prediction and Modified BTB

  • Journal of The Korea Society of Computer and Information
  • Abbr : JKSCI
  • 2009, 14(10), pp.1-10
  • Publisher : The Korean Society Of Computer And Information
  • Research Area : Engineering > Computer Science

김주환 1 Jong Wook Kwak 2 Jhon Chu Shik 1

1서울대학교
2영남대학교

Accredited

ABSTRACT

Precise branch predictor has a profound impact on system performance in modern processor architectures. Recent works show that prediction latency as well as prediction accuracy has a critical impact on overall system performance as well. However, prediction latency tends to be overlooked. In this paper, we propose Branch Pre-Prediction policy to tolerate branch prediction latency. The proposed solution allows that branch predictor can proceed its prediction without any information from the fetch engine, separating the prediction engine from fetch stage. In addition, we propose newly modified BTB structure to support our solution. The simulation result shows that proposed solution can hide most prediction latency with still providing the same level of prediction accuracy. Furthermore, the proposed solution shows even better performance than the ideal case, that is the predictor which always takes a single cycle prediction latency. In our experiments, IPC improvement is up to 11.92% and 5.15% in average, compared to conventional predictor system.

Citation status

* References for papers published after 2023 are currently being built.